Abstract-A basic approach to improve the performance of phase-locked loop (PLL) under adverse grid condition is to incorporate a first-order low-pass filter (LPF) into its control loop. The first-order LPF, however, has a limited ability to suppress the grid disturbances. A natural thought to further improve the disturbance rejection capability of PLL is to use high-order LPFs. Application of high-order LPFs, however, results in high-order PLLs, which rather complicates the PLL analysis and design procedure. To overcome this challenge, a systematic method to design high-order PLLs is presented in this letter. The suggested approach has a general theme, which means it can be applied to design the PLL control parameters regardless of the order of in-loop LPF. The effectiveness of suggested design method is confirmed through different design cases.
I. INTRODUCTION

I
N RECENT years, the increased harmonic pollution caused by proliferation of nonlinear electrical loads such as adjustable speed drives, arc furnaces, switching power supplies, rectifiers, etc. has made the synchronization of grid-connected equipment with the utility grid a challenging task [1] . To deal with this challenge, several advanced phase-locked loops (PLLs) have been proposed recently. These PLLs are typically based on applying some modifications to the structure of a standard PLL. Fig. 1 (a) and (b) shows the structure of a standard singlephase and three-phase PLL, respectively, in which PD, LF, and VCO are abbreviations of phase detector, loop filter, and voltage-controlled oscillator, respectively.
To deal with the problem of synchronization under distorted and unbalanced grid conditions, the inclusion of moving average filter (MAF) into the PLL control loop is recommended in [2] and [3] . The MAF is a linear-phase filter that effectively blocks the grid disturbances in the PLL control loop, but at the cost of slowing down its transient response. A detailed analysis of MAF-based PLLs and improving their dynamic response can be found in [4] and [5] .
Manuscript received June 13, 2014 Inspired from the concept of delayed signal cancellation [6] , [7] the idea of cascaded delayed signal cancellation (CDSC) has recently been introduced as an effective solution to improve the disturbance rejection capability of PLL under adverse grid condition [8] , [9] . The CDSC operator is a finite impulse response filter that can be used as an in-loop filter or a prefiltering stage for the PLL. A detailed analysis of PLL with in-loop CDSC operator can be found in [10] .
Another approach is to include one or more notch filters (NFs) into the PLL control loop [11] , [12] . The NFs may be adaptive or nonadaptive. The adaptive form is often preferred as they can block the grid disturbances even in the presence of frequency drifts.
Using the complex coefficient filters (CCFs) is another method that can be applied to improve the filtering capability of three-phase PLLs [13] , [14] . The main advantage of CCfs over the real coefficient filters is that they can make distinction between the positive and negative sequences (polarities) of the same frequency.
The filters that work based on the instantaneous symmetrical component method are also popular to improve the filtering capability of three-phase PLLs. The dual second-order generalized integrator based filter [15] is a well-known member of this class.
Probably, the most straightforward approach to improve the performance of PLL under distorted grid condition is to include a simple first-order low-pass filter (LPF) in its control loop. A first-order LPF, however, has a limited ability to suppress the grid disturbances. To further improve the disturbance rejection capability of PLL, using higher order LPFs are sometimes recommended. For example, using a fourth-order LPF is suggested in [16] . Application of these high-order LPFs, however, results in high-order PLLs, which rather complicates the PLL analysis and design procedure. In this letter, a systematic approach to design high-order PLLs is presented. The suggested method has a general form and, therefore, is applicable to design the PLL parameters regardless of the order of in-loop LPF. Fig. 2 shows the schematic diagram of PLL under study, which is a standard three-phase PLL with an in-loop LPF. In this structure, the proportional-integral (PI) controller acts as the main filter of control loop as it is responsible to provide a zero steady-state average phase error for the PLL. The LPF, on the other hand, supports the PI controller as it is responsible to improve the disturbance rejection capability of control loop under adverse grid condition. Throughout this letter, Butterworth LPF is considered. The LPF transfer function is considered to be of the form
II. PLL STRUCTURE AND SMALL-SIGNAL MODELING
where ω p is the cutoff frequency, n is the LPF order, and a i (i = 0, 1, 2, . . . , n) are the LPF coefficients.
Obtaining the small-signal model of the PLL under study is very straightforward [17] . Fig. 3 shows this model in which D(s) denotes the Laplace transform of grid voltage disturbances in the dq frame. Notice that the loop gain depends on V + 1 , i.e., the amplitude of fundamental frequency positive sequence component of the grid voltage. Therefore, any variation in the grid voltage amplitude affects the PLL stability and dynamic behavior. This problem can be simply avoided by incorporating an amplitude normalization mechanism into the PLL structure [18] , [19] .
III. SYSTEMATIC DESIGN APPROACH
A. Model Order Reduction
The key to determine the reduced-order model lies in the fact that the in-loop LPF causes phase delay in the PLL control loop, so to ensure the PLL stability, its crossover frequency should be sufficiently lower than the LPF cutoff frequency. The higher the LPF order, the greater the low-frequency phase delay is, and therefore, the smaller the PLL crossover frequency (compared to the LPF cutoff frequency) should be. According to this fact, the reduced-order model can be obtained by neglecting the high-frequency dynamics of LPF and approximating its transfer function with a first-order transfer function, i.e.,
The reduced-order model is shown in Fig. 4 . This model is accurate at low frequency range (i.e., frequencies lower than the PLL crossover frequency). Therefore, it can only be used to study the stability and dynamic behavior of PLL.
B. Stability
From Fig. 4 , the open-loop transfer function of the PLL can be obtained as
where ω z = k i /k p , and superscript "red" denotes this transfer function is obtained using the reduced-order model. This transfer function has two poles at the origin with a nonzero pole-zero pair. For such systems, the symmetrical optimum (SO) method is a standard design approach [20] - [22] . According to this method, the PLL crossover frequency ω c should be selected at the geometric mean of corner frequencies of open-loop transfer function, i.e., ω c = ω p ω z . This selection provides the maximum phase margin (PM) for the PLL. By application of the SO method to the open-loop transfer function (3), the PLL control parameters can be obtained as Using this transfer function, the PM of the PLL can be obtained as
It can be observed that the PM only depends on the design constant b. So, b can be determined by selecting a proper value for PM. In most control texts, 30
We select a PM in the middle of this range, i.e., PM = 45
• , which corresponds to
C. Filtering Capability
In this section, the filtering capability of the PLL is studied. This study is conducted using the original small-signal model because the reduced-order model is not accurate at high frequency range.
Defining D (s) = D(s)/V + 1 as the normalized disturbance input to the model, the disturbance transfer function of the PLL can be obtained as
where the superscript "orig" denotes the transfer function is obtained using the original (not reduced-order) small-signal model.
From (7), it is clear that to achieve a high disturbance rejection capability, the magnitude of open-loop transfer function must be very small at high frequency range. Therefore, we can approximate (7) by (8) at high frequency range
This approximation simplifies the analysis and design procedure. From Fig. 3 , the open-loop transfer function can be obtained as 
Defining atten ω d as the attenuation that the PLL provides in decibels at the disturbance frequency ω d , we can approximate it, using (8) and (10), by
According to (2) and (4), we have ω p = a 1 ω p /a 0 = a 1 bω c /a 0 . Substituting this into (11) yields
Using (12), it is easy to obtain
As (13) shows, the crossover frequency ω c can be simply determined by selecting a proper value for atten ω d .
D. Selecting LPF Order
During the suggested design procedure, it was assumed that the LPF order is known. In this section, we are going to show that how this parameter should be selected. Selecting the LPF order can be easily made according to the required level of filtering at the disturbance frequency ω d . To illustrate this fact, Fig. 6 shows the variations of the PLL crossover frequency ω c as a function of atten ω d for different orders of in-loop LPF: first-order LPF (solid line), secondorder LPF (dash-dotted line), third-order LPF (dashed line), and fourth-order LPF (dotted line). These plots are obtained using (13) . In all plots, b = 1 + √ 2 is considered which means regardless of the order of LPF and the value of crossover frequency, the PM of the PLL is around 45
• . It can be observed that in region 1 (i.e., when |atten ω d | < 20 dB), the first-order LPF gives the highest crossover frequency and, therefore, the fastest transient response. Therefore, if the required attenuation at ω d = 2π(2 · 50) rad/s is less than 20 dB, then a first-order LPF should be selected. Following the same reasoning, it can be concluded that in region 2 , the second-order LPF is the best choice, and in regions 3 and 4 , respectively, the third-order and fourth-order LPFs are proper choices. It should be emphasized here that results may slightly be different if a different value for b is selected.
The above study also shows that the LPFs of order four and higher may not be suitable to include in the PLL control loop unless a very slow transient response and high filtering capability for the PLL in needed.
E. Summary of Design Procedure
This section summarizes the proposed design procedure: Table I shows the designed values of control parameters for all cases. In obtaining the control parameters, V + 1 = 1 p.u. is considered. Fig. 7 illustrates the Bode plots of original open-loop transfer function (dark line) and disturbance transfer function (gray line) of PLL using these values. The obtained results from these plots are summarized in Table II and compared with the intended control objectives. It can be observed that, for all four cases, the obtained results are very close to the intended control objectives, confirming the accuracy of approximations made during the suggested design approach.
To further validate the accuracy of approximations, Fig. 8 compares the obtained results from the digital implementation of PLL in response to a phase angle jump and frequency step change with those obtained from the reduced-order model. In the digital implementation, the sampling frequency is set to 10 kHz, and the Tustin method is used to discretize the PI controller and LPF. It can be observed that the reduced-order model provides good accuracy in all cases.
V. CONCLUSION
In this letter, a systematic approach to design high-order PLLs was proposed. It was shown that the suggested design approach has a general form and, therefore, can be applied to design the PLL control parameters regardless of the order of in-loop LPF. The effectiveness of suggested design approach was confirmed through different design cases.
